vhdl-clock-rising-edge

vhdl-clock-rising-edge is a variable defined in `vhdl-mode.el'.
Its value is

t

Documentation:
Non-nil means rising edge of clock triggers sequential processes.
Otherwise, falling edge triggers.

You can customize this variable.