vhdl-clock-edge-condition

vhdl-clock-edge-condition is a variable defined in `vhdl-mode.el'.
Its value is

standard

Documentation:
Syntax of the clock edge condition.
Standard: "clk'event and clk = '1'"
Function: "rising_edge(clk)"

You can customize this variable.