verilog-project

verilog-project is a variable defined in `verilog-mode.el'.
Its value is

nil

• Automatically becomes buffer-local when set.

Documentation:
Default name of Project for Verilog header.
If set will become buffer local.