verilog-macroexp-re

verilog-macroexp-re is a variable defined in `verilog-mode.el'.
Its value is

"`\\sw+"

• This variable may be risky if used as a file-local variable.

Documentation:
Not documented as a variable.