verilog-in-constraint-re

verilog-in-constraint-re is a variable defined in `verilog-mode.el'.
Its value is

"\\<\\(else\\|foreach\\|if\\|solve\\)\\>"

• This variable may be risky if used as a file-local variable.

Documentation:
Not documented as a variable.