verilog-directive-middle

verilog-directive-middle is a variable defined in `verilog-mode.el'.
Its value is

"\\<`\\(else\\|elsif\\|default\\|case\\)\\>"

• This variable may be risky if used as a file-local variable.

Documentation:
Not documented as a variable.