verilog-directive-end

verilog-directive-end is a variable defined in `verilog-mode.el'.
Its value is

"`\\(endfor\\|endif\\|endswitch\\|endwhile\\)\\>"

• This variable may be risky if used as a file-local variable.

Documentation:
Not documented as a variable.