verilog-directive-begin

verilog-directive-begin is a variable defined in `verilog-mode.el'.
Its value is

"\\<`\\(for\\|i\\(f\\|fdef\\|fndef\\)\\|switch\\|while\\)\\>"

• This variable may be risky if used as a file-local variable.

Documentation:
Not documented as a variable.