verilog-cexp-indent

verilog-cexp-indent is a variable defined in `verilog-mode.el'.
Its value is

2

• This variable is safe as a file local variable if its value
  satisfies the predicate `integerp'.

Documentation:
Indentation of Verilog statements split across lines.

You can customize this variable.