verilog-case-indent

verilog-case-indent is a variable defined in `verilog-mode.el'.
Its value is

2

• This variable is safe as a file local variable if its value
  satisfies the predicate `integerp'.

Documentation:
Indentation for case statements.

You can customize this variable.