verilog-cache-enabled

verilog-cache-enabled is a variable defined in `verilog-mode.el'.
Its value is

t

Documentation:
Non-nil enables caching of signals, etc. Set to nil for debugging to make things SLOW!