verilog-assignment-delay

verilog-assignment-delay is a variable defined in `verilog-mode.el'.
Its value is

""

• This variable is safe as a file local variable if its value
  satisfies the predicate `stringp'.

Documentation:
Text used for delays in delayed assignments. Add a trailing space if set.

You can customize this variable.