vhdl-template-package-std-logic-unsigned

vhdl-template-package-std-logic-unsigned is an interactive compiled Lisp function in `vhdl-mode.el'.


(vhdl-template-package-std-logic-unsigned)

Insert specification of `std_logic_unsigned' package.