vhdl-template-package-std-logic-signed

vhdl-template-package-std-logic-signed is an interactive compiled Lisp function in `vhdl-mode.el'.


(vhdl-template-package-std-logic-signed)

Insert specification of `std_logic_signed' package.