verilog-sk-define-signal

verilog-sk-define-signal is an interactive compiled Lisp function in `verilog-mode.el'.


(verilog-sk-define-signal)

Insert a definition of signal under point at top of module.