verilog-signals-edit-wire-reg

verilog-signals-edit-wire-reg is a compiled Lisp function in `verilog-mode.el'.

(verilog-signals-edit-wire-reg IN-LIST)

Return all signals in IN-LIST with wire/reg data types made blank.