verilog-signals-combine-bus

verilog-signals-combine-bus is a compiled Lisp function in `verilog-mode.el'.

(verilog-signals-combine-bus IN-LIST)

Return a list of signals in IN-LIST, with buses combined.
Duplicate signals are also removed. For example A[2] and A[1] become A[2:1].