verilog-indent-declaration

verilog-indent-declaration is an interactive compiled Lisp function in `verilog-mode.el'.


(verilog-indent-declaration BASEIND)

Indent current lines as declaration.
Line up the variable names based on previous declaration's indentation.
BASEIND is the base indent to offset everything.